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DATA ACQUISITION SYSTEM 
WITH SWITCHED—CAPACITOR SAMPLE-AND-HOLD 
INTRODUCTION 
To increase the number of potential applications for 
an electronic device, designers usually attempt to limit 
the values of such parameters as size, weight, cost, and 
power consumption. One well known example is the develop-
ment of computers. They have evolved from large, 
expensive, power hungry, laboratory curiosities to small, 
lightweight, portable, everyday machines. A second ex-
ample, important to the progress of computers, is the 
development of analog-to-digital converters, which link 
digital computers to an analog world. Many of the im-
provements made in these devices are every bit as dramatic 
as the improvements made in computers. 
Still, there are some applications of analog-to-
digital converters that have received insufficient atten-
tion. This is the reason the data acquisition system (DAS) 
described in this thesis has been designed. Its target 
host system is a low frequency signal processing system 
that requires a digitizer with high resolution and very 
low power consumption. Highlights of the DAS' specifi-
cations include 
input voltage range: [-5,+5] V 
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resolution: 15 bits 
maximum conversion rate: 500 Hz 
maximum integral linearity error: +1 LSB 
total system power consumption: 60 mW 
The circuit requires no custom components; yet it should 
be very nearly possible to construct it on a single 3"x5" 
printed circuit board. 
The design evolved from an earlier design for a DAS 
that was intended for a similar host system. The unique 
feature of the new DAS is the switched-capacitor sample-
and-hold (S/H); this S/H operates in the normal manner 
except that it has the additional capability of making a 
low-resolution estimate of the sampled input. Because the 
DAS' analog-to-digital converter (ADC) is only used to 
determine the error in this estimate, the ADC does not 
need to have as large an input range as required when 
using an ordinary S/H. The error measurement is combined 
with the switched-capacitor S/H's estimate to produce a 
high resolution quantization of the analog input. 
Three other important features of the DAS are power-
switched components, microcomputer control, and self-
calibration. The average power consumption of the system 
is minimized by turning components off when not in use. 
Thus, the system's average power consumption can be varied 
by adjusting the sampling rate. A powerful single chip 
microcomputer (MC68HC11) is included in the circuit to 
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provide most of the necessary control logic, and thereby 
eliminate several digital logic chips. Self-calibration— 
another major function of the microcomputer—eliminates 
the need for external adjustments (such as potentiometers) 
and errors due to component drift with temperature 
variations. 
Unfortunately, the DAS is not fully implemented and 
additional testing and development work will be necessary 
to bring it to completion. The designers have constructed 
a wire-wrapped test system that should provide the infor-
mation necessary to modify the system such that its 
performance expectations are met. 
Background material for the DAS design may be found in 
the references.1-4 8 1 1 
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CHAPTER 1. THE EVOLUTION OF A LOW-POWER DAS 
A Critical Review of Earlier Data Acquisition System 
Development of the DAS is primarily based upon work by 
Ragsdale,2 Doerfler,4 Bradley,1 Reed,3 and Lucas. The DAS 
toward which their work was directed can be used in 
applications very similar to those for which the new DAS 
is intended. The subject of this chapter is the role the 
earlier DAS played in the evolution of the new DAS. To 
distinguish between the two systems, the earlier DAS will 
be called the RDB DAS, after its designers, and new DAS 
will be called the switched-capacitor DAS, for its sample-
and-hold. 
The initial design requirements for the RDB DAS were 
input voltage range: [-5,+5] V 
number of analog input channels: 2 
conversion technique: successive approximation 
resolution: 15-bits 
maximum differential linearity error: ±1/2 LSB 
• maximum integral linearity error: ±1 LSB 
maximum no. of missing codes: 0 
input bandwidth: 45 Hz 
maximum conversion rate per channel: 128 Hz 
form of digital output: two's complement 
control: microprocessor based 
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supply voltages: ±7.5 VDC 
maximum power consumption (analog section): 80 mW 
fabrication requirement: easily reproducible with 
commercially available components 
Two of these requirements were not met. The integral 
linearity of the system was greater than one LSB and there 
were some missing codes.1 
Method of Conversion 
The block diagram for the RDB DAS is shown in Figure 
1.1. A single sign-magnitude successive approximation ADC 
serially converts two inputs held by a dual track-and-hold 
amplifier. Because it was not possible to purchase a 
suitable low-power 15-bit digital-to-analog converter 
(DAC), 15-bit resolution was obtained by having the system 
determine the polarity of the input, and then using a 14-
bit DAC to successively approximate the magnitude. The 
DAC output voltage is inverted as necessary to be the same 
polarity as the input voltage. 
Successful Features of the RDP PAS 
Despite the RDB DAS' non-linearity, it did demonstrate 
features that deserve attention. These features include 
power-switched components, track-and-hold amplifiers, an 
onboard microprocessor, shrewdly selected components, and 
DAC/ADC test procedures and software. 
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Figure 1.1 Block Diagram of the RDB DAS 
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Power-switched components — The power consumption of 
the RDB DAS was minimized by power-switching components. 
The concept of power switching is to minimize average 
system power consumption by turning components off when 
not in use. The average power consumed by a power-
switched component is equal to its continuous power con-
sumption multiplied by its fractional duty cycle of 
operation.2 By using this technique, the RDB DAS consumes 
only 36.5 mW.1 
Track-and-hold amplifiers — In contrast to sample-
and-hold amplifiers, which ideally acquire the input 
signal instantly, track-and-hold amplifiers use an ex-
tended input acquisition period. Because a high slew rate 
is not required, a track-and-hold typically does not need 
an operational amplifier that consumes as much power as 
the operational amplifier used in a sample-and-hold. The 
RDB DAS made this tradeoff fairly successfully by using a 
dual track-and-hold amplifier that consumes only three 
3 
milliwatts, and it is not power switched. 
Onboard microprocessor — Developments of higher 
levels of integration in digital processors, which fuel 
the demand for a better DAS, also make it possible to add 
additional processing power to the DAS board itself. An 
onboard microprocessor can reduce chip count by providing 
numerous control functions. A second advantage is that a 
microprocessor can execute output code correction 
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algorithms to maximize linearity. For instance, the 
integral linearity error of the RDB DAS was almost six 
LSBs until software correction algorithms reduced it to 
slightly more than one LSB. 
Shrewdly selected components — To meet stringent 
design requirements, components must perform near their 
performance limits. Therefore, shrewdly selected com-
ponents are necessary. Testing procedures, used by the 
designers of the RDB DAS, ensure that components perform 
within their manufacturers' specifications. These and 
other procedures, yet to be developed, can also be used to 
contrast the performance of different product families for 
potential use in the switched capacitor DAS. The pro-
cedures are especially valuable for selecting power-
switched components because manufacturers do not always 
provide sufficient specifications of transient behavior to 
choose the best component possible. 
DAC/ADC test procedures — Finally, analog-digital 
converter test procedures were developed by Doerfler to 
quantitatively measure the performance of the RDB DAS 
itself and to verify the quality of the DAC used within 
the DAS. This type of data is essential to any design 
process. These procedures test both static and dynamic 
performance of DACs and ADCs. Doerfler documented these 
procedures and wrote most of the relevant software.4 
8 
Major Error sources of the RDB DAS 
There are a few problems with RDB DAS that contributed 
to its linearity error. The system's major error sources 
include polarity range mismatch, track-and-hold droop, and 
system noise. 1 
Polarity range mismatch — Polarity range mismatch is 
largely a result of the ADC's sign-magnitude config-
uration. As explained below, this configuration is 
especially troublesome for high resolution DASs. 
The biggest problem with this configuration is 
that the ADC inherently possesses two ranges which 
must be closely matched. Making the ranges match 
is a complicated task for two reasons. The first 
reason is that the two ranges are generated by 
different circuitry. The second reason involves 
the ADC's internal DAC. The transition region 
between the DAC input codes 00...00 and 00..01 is 
a likely place for a healthy differential lin-
earity error because the output impedance of the 
DAC changes from an ideally infinite value to a 
finite value. Since this transition region is 
used in both ranges, it occurs on both sides of 
(and adjacent to) the desired matching point of 
the two ranges. Also, since any error that is 
created in the ADC's transfer characteristic by 
the DAC's differential linearity error at the 
00...00 input code occurs in the middle of the 
bipolar input range, it will more frequently 
affect the determination of a digital represen-
tation of the analog input. l 
Track-and-hold droop — Track-and-hold droop, caused 
the input bias current of the track-and-hold output 
buffer, contributed to the RDB DAS' offset and linearity 
errors. Linearity error, which is more critical than 
offset error, is caused by droop during the successive 
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approximation routine.* 
System noise — Because it is difficult to collect 
quantitative noise data that can be used to diagnose a 
system's specific problem area, reducing system noise is 
largely constrained to trial-and-error methods. But, it 
is known that system noise is largely a function of com-
ponent layout and power supply filtering. One cost 
associated with power switching components is increased 
noise at the supply terminals of those components. Power 
supply switches induce noise by increasing the source 
resistance seen by a device's supply terminals (due to the 
on-resistance of the switch), but impede attempts to 
filter that noise because supply filters cannot be located 
directly on that device's supply terminals. Reducing 
noise on the comparator's supply lines is especially 
important because of the comparator's effect on the over-
all performance of the ADC. In the RDB DAS the power-
switched comparator was suspected to have problems 
rejecting power supply noise. 
Introduction to a Second Generation Low-Power DAS 
Design Requirements 
The design goals for the switched-capacitor DAS are to 
generate an enhanced version of the RDB DAS. 
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Specifically, these are 
bipolar input voltage range: [-5,+5] V 
number of analog input channels: 2 
resolution: 15-bit 
* maximum differential linearity error: ±1/2 LSB 
maximum integral linearity error: ±1 LSB 
input bandwidth: 200 Hz 
maximum conversion rate per channel: 500 Hz 
control: microprocessor based 
maximum power consumption (total system): 50-mW 
maximum printed circuit board area: one 3"x5" 
board 
fabrication requirements: easily reproducible with 
commercially available components 
The enhancements over the requirements of the RDB DAS 
include (1) a reduction of board space, (2) a greater 
sampling rate, (3) higher input bandwidth, and (4) reduced 
average power consumption. 
Method of Conversion 
A simplified block diagram of a one-channel version of 
the switched-capacitor DAS appears in Figure 1.2. The 
input voltage is acquired and held in the normal manner by 
the switched-capacitor S/H. The S/H's estimate is equiv-
alent to determining the first few bits of the successive 
approximation conversion. For the switched-capacitor DAS, 
ll 
Figure 1.2 Block Diagram of the Switched-capacitor DAS 
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the resolution of the estimate is nearly three bits. At 
the end of this preliminary conversion, the residual 
output voltage of the switched-capacitor S/H is unipolar 
(negative) and equal to the difference between the 
original input and the preliminary estimate of that input. 
The residual voltage is digitized by the follow-up ADC, 
sent to the microcomputer, and combined with the S/H's 
preliminary estimate. The result is processed by the 
microcomputer and passed to the DAS host. 
One advantage afforded to the follow-up ADC by the 
switched-capacitor S/H is a reduced range of input 
voltages. Because its range of output voltages can be 
smaller, the follow-up DAC needs fewer bits of resolution 
than the overall DAS. For example, the LSB size of a 14-
bit DAC with a 10-V output range is 610 uv. If the output 
range is reduced to 2.5 V, only 12 bits of resolution is 
needed to obtain the same size LSB. A second important 
advantage is the elimination of the causes of polarity 
range mismatch—the DAC does not need to be bipolar. 
Similarities of the Two Data Acquisition systems 
The switched-capacitor DAS is really a second 
generation version of the RDB DAS. Because the design 
requirements and application for the two systems are 
similar, and because the RDB DAS was largely successful, 
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the two designs are also (purposely) similar. The major 
similarities are enumerated below: 
The switched-capacitor DAS also uses power-
switching to reduce its average power consump-
tion. 
The switched-capacitor DAS uses an onboard 
microprocessor to execute correction algo-
rithms which are absolutely necessary to 
achieve 15-bit linearity. The switched-
capacitor design does use a different micro-
processor though—the Motorola MC68HC11A8; 
this is a low-power single-chip microcomputer 
which has on-chip memory (1/4 K RAM, 8 K ROM, 
and 1/2 K E E PRO M) and extensive I/O 
capabilities. 
The ADC circuit for the switched-capacitor DAS 
is exactly the same as for the RDB DAS with 
the exception that the DAC is not configured 
for bipolar operation. The same 14-bit, mono-
lithic, CMOS, current-output DAC (Datel-
Intersil DAC-HA14BR) is used because of well 
known characteristics.4 
The PMI CMP-04 Low-Power Quad Voltage Compar-
ator is used in both DASs because of its low 
power consumption, high gain, and high common 
mode rejection ratio. In the switched-
14 
capacitor system, a discrete JFET front-end 
has been added to increase input impedance, 
and thereby save power by eliminating the need 
for a S/H output buffer. 
Additional Considerations Resulting 
From Enhanced Design Requirements 
The enhanced specifications of the switched-capacitor 
DAS impose constraints on the design which require 
considerations beyond those required to design the RDB 
DAS. The considerations needed to overcome these con-
straints are summarized below: 
Reduction of board space — The RDB DAS has separate 
analog and digital boards (each approximately 3"x5" in 
size). To reduce this area by a factor of two, the 
switched-capacitor design must either reduce the number of 
components required, pack the circuit layout more tightly, 
or do both. Because packing the layout aggravates noise 
problems by placing analog and digital components in close 
proximity, it is preferable to reduce the number of 
components. 
Higher sampling rate — The sampling rate for the 
switched-capacitor DAS is to be almost four times that of 
the RDB DAS. Therefore, components of the switched-
capacitor DAS will consume power for a longer period 
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during a conversion. To reduce power consumption further, 
it is necessary to either reduce the number of components 
required or find components consuming less power with the 
same or better performance levels. 
Higher input bandwidth — The bandwidth of either DAS 
is limited by the input buffer's ability to acquire the 
input signal within a limited amount of time. The RDB DAS 
uses a non-power-switched, low slew-rate, low-power opera-
tional amplifier to perform this function adequately for 
an input bandwidth of 45 Hz. However, this type of 
amplifier may not be adequate for a 200 Hz bandwidth; so 
the tradeoff between a track-and-hold amplifier and a S/H 
amplifier must be examined closely. 
Reduced average power consumption — This requirement 
simply compounds the problem already presented by 
increases in sampling rate and input bandwidth. 
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CHAPTER 2. A SWITCHED-CAPACITOR SAMPLE-AND-HOLD 
An Ideal Switched-capacitor Sample-and-Hold 
The switched-capacitor S/H is, in part, a discrete 
component version of a monolithic, 10-bit ADC reported by 
McCreary and Gray.5 The switched-capacitor circuit used 
in this converter was later reported to have been used 
successfully to construct a 15-bit, monolithic, CMOS ADC 
with a 10-kHz conversion rate and slightly more than 20-mW 
9 10 
power consumption. This converter meets all the 
desired specifications for the switched-capacitor DAS, but 
unfortunately, it is not known to be commercially avail-
able. In effect, the switched-capacitor S/H is a low-
resolution ADC with an intrinsic S/H. It is easiest to 
begin by describing its ideal operation and then proceed 
by tackling the practical problems of implementing it for 
use in the DAS. 
Circuit Description 
A simplified schematic of a 3-bit switched-capacitor 
S/H appears in Figure 2.1. The circuit consists of an 
array of capacitors and switches, and a high input 
impedance comparator. Each capacitor is one-half the size 
of the capacitor to its left, except for the last 
capacitor, C0, which is equal to C0. The total 
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capacitance is CT. The lower plate of each capacitor, 
except C0, can be connected either to the reference 
voltage VREF to the input voltage V I N, or to ground. 
Figure 2.1 Ideal Three-Bit Switched-capacitor 
Sample-and-Hold 
The input voltage is sampled by acquiring a charge on 
the top plate of the array that is linearly related to the 
input voltage. This is done by grounding the top plate 
and connecting all the lower plates to V I N # After the 
array is fully charged, switch SGND is opened and the 
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lower plate of each capacitor is returned to ground. This 
action conserves the net charge acquired on the top plate. 
The analog output of the S/H is taken from the top 
plate and fed into the inverting input of the voltage 
comparator. The output voltage is a function of the net 
charge Q x residing on the top plate of the array and the 
positions of switches S Q through S 2, which are set 
according to the three bits of the digital control input 
DIN = b2 bl b0 ( b i t bi controls switch S^ where i=0,1, or 
2). The output is 
V 0 U T = H — — — + -- (2.1) 
i=0 Cp C T 
To derive this formula, it is helpful to notice that the 
parallel combination of the capacitors with lower plate 
connected to V R E F form the upper leg of a capacitive 
voltage divider; the remaining capacitors form the lower 
leg. 
In the ideal case, where 
C • 
-- = 2 ( 1" 3 ) ; i = 0, 1, 2 (2.2) 
cT 
Equation 2.1 reduces to 
2 
VOUT = VREF f = Q bi2 ( i" 3 ) + Qx/Ct (2.3) 
Equation 2.1 is illustrated by Figure 2.2. The ideal 
switched-capacitor S/H's transfer characteristic is 
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perfectly linear with uniform steps. A net charge on the 
top plate of the capacitor array shifts the characteristic 
as shown by the broken line in Figure 2.2. This shift is 
V s = Qx/Ct (2.4) 
Unipolar Operation 
The S/H shown in Figure 2.1 can be used as a three-bit 
unipolar ADC. After the input is sampled according to the 
procedure just described, the net charge on the top plate 
Qx = -VINCT <2-5> 
which causes the transfer characteristic to shift by 
V S = ~VIN (2-6) 
A successive approximation search for the digital control 
input (°IN) that returns the analog output to the 
threshold potential of the comparator (ground) can be 
performed to obtain a digital representation of the input. 
The successive approximation routine begins by testing 
for the value of the most significant bit (MSB), b2. To 
do this, the control sets D I N = 100 causing the output to 
VOUT = "VIN + VREF/2 (2.7) 
Bit b2 is a logic '1' if V Q U T < 0 or V I N > V R E p/2. The 
comparator makes this decision. Switch S2 is returned to 
ground, if the bit is a logic '0'. 
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Figure 2.2 Ideal Transfer Characteristic 
Successive bits are tested in a similar fashion. As 
the routine proceeds, the output converges toward ground 
from below in successively smaller steps, going positive 
only momentarily during the test of a bit which results in 
a logic '0'. The residual output voltage (VRES) is 
21 
2 
RES = VOUT = "VIN + VREF V 1 ' ( 2' 8 ) V. 
The procedure ensures that the residual output voltage is 
negative but within one step of ground. The input can be 
estimated by assuming V R E S = 0 and solving Equation 2.8 
for V I N: 
VjN = VREF - 4 b i 2 U " 3 ) <2'9> 
The error in the estimate is equal to the residual output 
voltage; that is, 
VRES = V I N " VjN (2.10) 
The S/H's digital output (DIN), equal to the digital 
control input (DJN) at the end of the successive approxi-
mation routine, is the digital representation of the 
binary fraction V I N/V R E p (see Ref. ll, p. 171). 
A plot of V 0 D T for a hypothetical input V I N = 
(7/16)VREF appears in Figure 2.3. The result of the 
conversion is d i n = Oil or V J N = (3/8)VREp. 
Bipolar Operation 
There are several methods available to make the S/H 
bipolar. Most of them change the shift in the S/H's 
transfer characteristic. Two of these are the single-
reference method and the dual-reference method. 
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A. Acquire charge Qx by closing switch SGND and 
connecting all lower plates to VIN. 
B. Conserve charge Qx on the array top plate by opening 
SGND and grounding all lower plates. VOUT = -VIN. 
C. Begin successive approximation search. Test MSB by 
connecting lower plate of C2 to VREF. 
D. MSB test fails. Return lower plate of C2 to GND. 
E. Test bit bi by connecting capacitor Cl to VREF. VOUT 
= -VIN + VREF/4. 
F. Bit-test bi passes. Leave capacitor Cl connected to 
VREF. 
G. Test bit bo by connecting capacitor Co to VREF. 
H. Bit-test bo passes. Leave capacitor CO connected to 
VREF. VRES = VREF/16. 
Figure 2.3 Plot of S/H Output During a Conversion 
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McCreary and Gray^ uses the same circuit as the unipolar 
switched-capacitor S/H to convert bipolar inputs in the 
range [-V R E F,+V R E F1. Only a slight modification in 
control logic is required. 
The modification is to set the MSB of D I N to a logic 
*1' rather than a logic '0' to acquire the charge 
Qx = -Ct(Vref/2 + Vin/2) (2.11) 
The shift in the transfer characteristic can be calculated 
by substituting Equation 2.11 into Equation 2.4. 
VS = -< VREF/2 + VIl/2) ( 2' 1 2 ) 
Once the charge is acquired, all capacitors are connected 
to ground as before, and the control proceeds as for 
unipolar conversions. The residual output voltage at the 
end of the successive approximation routine is 
2 
Vres = "VIN/2 " V R E F/ 2 + VREF l Q b i 2 ^ ( 2' 1 3 ) 
Again, the input estimate (VIN) is made by assuming V R E S = 
0 and solving Equation 2.13 for the input. 
VlN = "VREF + 2VREF f n bi 2 <2'14) 1=0 
As before, the error in the estimate is equal to the 
residual output voltage. 
The digital output (DIN) is coded in offset binary. 
Comparing Equations 2.12 and 2.6 clarifies the effect 
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of the control modification: the input is shifted V R E F/2 
and scaled by 1/2. 
Dual-reference method — Practical considerations 
motivate the dual-reference method of making the switched-
capacitor S/H bipolar. The noise levels for the DAS may 
be too large to tolerate this reduction. (For the 
switched-capacitor DAS, the size of an LSB is 305 ;uv.) 
The slightly more complex dual reference switched-
capacitor S/H does not suffer from this problem (see 
Figure 2.4). 
This method requires a second reference. The 
individual reference voltages are unimportant, but the 
difference between them is significant. The voltage dif-
ference must equal the magnitude of the desired input 
range. For example, the bipolar input range [-dVREp/2, 
+dv R E F/2] requires two references, and VRE^f of any 
values such that 
dv = v ^ - V^2) (2.15) REF REF REF 
A few differences exist between this circuit and the 
unipolar S/H shown in Figure 2.1. First, the switch, 
SGND, formerly connecting the top plate to ground is 
renamed S 2, is now used to connect the top plate to the 
input. Second, switches S Q-S 2 connect to one of the two 
references; they cannot be connected to ground. Finally, 
• (2) the last capacitor CQ connects to VREEr 
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Figure 2.4 Dual-Reference Switched-capacitor S/H 
The control sequence is unchanged from McCreary and 
Gray's single reference method.5 The net charge acquired 
by the top plate is 
V - v ^ ) v - v ^  2) 
_ ,
VIN REF . IN REF. 
Q x = T 2 + 2 } ( 2- 1 6 ) 
y d ) + y(2) 
= CT(VIN - - S H - j — S S , (2.17) 
Because the lower plates are not connected to ground, the 
characteristic shift depends on as well as the charge 
QX 
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v s = VRIF + V C T 
-
 VR1F + VIN - <VREF +VREF^2 (2'18) 
^REF 
= IN -
The residual output voltage left after the successive 
approximation routine is 
2 
VRES = VIN * dVREF/2 + dVREF bi 2 < 1™ 3 ) ( 2' 1 9 ) 
Again, the input is estimated by assuming V R E g is zero and 
solving Equation 2.19 for the input. 
* 2 
VlN = ^REF/ 2 * dVREF b i 2 U " 3 ) <2'20> 
1=0 
Equations 2.18 to 2.12 and 2.6 reveal that the dual-
reference circuit shifts the input voltage "dVREF/2, but 
unlike the single-reference method, no scaling takes 
place. Herein, lies a possible advantage of the dual-
reference switched-capacitor S/H gained at the cost of a 
slightly more complex circuit. 
The switched-capacitor DAS uses this method for making 
the S/H bipolar. The single-reference method can be used 
only if testing indicates that the DAS' signal-to-noise 
ratio is high. 
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The Effects of Improper Capacitor Ratios 
To this point, the author has indulged himself by 
assuming that it is possible to obtain capacitor ratios 
exactly equal to their nominal values (see Equation 2.2). 
Clearly, this is not possible, and the effects of 
capacitor ratio errors must be understood. 
Figure 2.5 Characteristic of S/H With Improper 
Capacitor Ratios 
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When the ratio of each capacitor to the total 
capacitance is not a binary fraction—that is, an integer 
power of 1/2 (see Ref. ll, p. 171)—the steps of the 
transfer characteristic are not uniform as was shown in 
Figure 2.2. Rather, the transfer characteristic is 
distorted as indicated by the example shown in Figure 2.5. 
The resolution of a practical switched-capacitor S/H is 
not as fine as an ideal switched-capacitor S/H, because 
the practical transfer characteristic is nonlinear. 
However, if the capacitor ratios are known by some 
means—either by direct measurement or by an indirect 
method—the transfer characteristic can be determined 
using Equation 2.1, repeated here. 
2
 b.c. Q 
VOUT = 5- + t2-1* 
1=0 CT cT 
The equations used to calculate the estimate of the input 
for the three types of S/H circuits can be derived from 
Equation 2.1 by not substituting the ideal capacitor 
ratios as was done to obtain Equation 2.3. The equations 
are 
unipolar switched-capacitor S/H 
VlN = VREF £ q b i V C T <2'21> 
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bipolar single-reference switched-capacitor S/H 
c2 vref 2 
V I N V R E p + r b• C• (2.22) 
I N
 (CT - c2) R E F (CT - C2) i=0 1 1 
bipolar dual-reference switched-capacitor S/H 
ViN = ^ R E f V S " ^ R E F ^ T - 4 biCi ( 2' 2 3 ) 
The three unique terms of the appropriate equation 
must be stored in memory with the same resolution as the 
DAS itself (15 bits). (In practice, the terms must be 
stored with 16-bit resolution to overcome roundoff error.) 
The estimate of the input voltage is obtained by using the 
microcomputer to sum the terms according to Equation 2.22. 
Or, all possible sums could be precalculated. If this is 
done, the digital output of the S/H is more properly 
thought of as an address, rather than a digital estimate, 
that points to the appropriate sum. It is not un-
reasonable to consider forming a table of these sums for a 
low-resolution switched-capacitor S/H; for only few memory 
locations are needed. 
The table could be generated and stored in memory at 
production, but drifts in the capacitor ratios after pro-
duction would not be accounted for. The switched-
capacitor DAS' self-calibration cycle, presented in 
Chapter 4, is used to build this table. Self-calibration 
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performed at regular intervals, eliminates errors due to 
drift in the capacitor ratios and the S/H's reference 
voltages. 
A Switched-capacitor S/H Implementation 
The circuit diagram for a one-channel dual-reference 
switched-capacitor S/H minus control logic, power supply 
filters, and power supply switches appears in Figure 2.6. 
(The parts list is in Appendix B.) This section describes 
this implementation. The control logic, power supply 
filters, and power supply switches will be discussed in 
the next chapter. 
Power Supplies 
The analog power supply voltages for the circuit are 
+7.5 V. These voltages may be increased for improved 
performance at the cost of greater power consumption, but 
they may not be reduced because of the requirements of the 
dual reference circuit. 
Dual-Reference Circuit 
The two reference voltages are 
<11 ' +5'° V 
V r ! f - -5.0 v 
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Any other values will not work given the power supply 
voltages and the input voltage range. The circuit used to 
produce the two reference voltages must minimize the vari-
ation in their difference to minimize the frequency of 
calibration cycles. Therefore, it is not wise to use a 
5.0-V reference with a unity-gain inverting operation 
amplifier, because of two problems. First, the inverter 
requires a matched pair of resistors that track well with 
temperature variations. Second, the temperature 
coefficient of the difference voltage ( dV R E F) is double 
that of the reference, because any change in the reference 
output voltage produces an opposing, equal change in the 
output voltage of the inverter. 
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Figure 2.6 Circuit Diagram of a Switched-capacitor 
Sample-and-Hold 
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Two similar circuits are available that avoid both of 
these problems. The first one is shown in Figure 2.7. 
The Precision Monolithics Inc. (PMI) REF-01 is a low power 
10-V reference. The operational amplifier and resistors 
R1 and R2 force the GND pin of the reference to -5.0 V. 
In this circuit, the resistors R1 and R2 do not need to be 
closely matched, nor do they need to track closely over 
the operating temperature range. Reasonable operational 
amplifier offsets and offset drifts are also inconse-
quential because the difference dV R E F is solely dependent 
on the characteristics of the REF-01. 
Figure 2.7 Dual-Reference Circuit Using Resistors 
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The second circuit (Figure 2.8) is the one used in the 
switched capacitor DAS. It uses the Analog Devices Pin-
Programmable Voltage Reference and does not require any 
external resistors.11 The circuit has essentially the 
same advantages as the first circuit, but it requires 
fewer components. 
Figure 2.8 Dual-Reference Circuit Using AD584 
Pin-Programmable Voltage Reference 
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Switches 
CMOS analog switches are chosen mainly for their 
extremely low power consumption (less than 1.0 uW). 
The time constants for the switched capacitor array are 
proportional to the on-resistance of the switches, so this 
parameter should be minimized to achieve minimum input 
acquisition time and settling times so that the successive 
approximation search can proceed as quickly as possible. 
Switch S 3 (see Figure 2.6) is selected in the same 
manner as any S/H amplifier switch.3 Charge transferred 
by switch Sg produces a sample-to-hold step, producing an 
offset error easily corrected by a microprocessor cali-
bration cycle. 
In contrast to switch S3, switches SQ-S2 do not trans-
fer charge to the capacitor array, because the interelec-
trode capacitance of these switches is always charged by 
one of the references. 
Capacitor Array 
I 
The last capacitor C Q (see Figure 2.4) is deleted to 
save a small amount of board space. This omission is 
justified because it is done without cost—the only effect 
of omitting the last capacitor is to change the total 
array capacitance, and hence change the ratio of each of 
the other capacitor values to the total array capacitance. 
In any case, it is impossible (or at least impractical) to 
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build a capacitor array of discrete components with ideal 
ratios. Therefore, a method of correcting for improper 
capacitor ratios must be used whether the last capacitor 
is deleted or not. 
If the other capacitors were equal to their ideal 
nominal values, where each capacitor is half the size of 
the capacitor to its left, the transfer characteristic 
would still be perfectly linear with uniform steps. But, 
because the capacitor ratios would now be 
each step is one-seventh full scale rather than one-eight 
full scale. 
To select a value for the total array capacitance and 
to select the type of capacitance dielectric material, the 
designer must proceed exactly as when choosing a S/H 
capacitor.3 In this case, teflon capacitors are used, 
mainly because they exhibit low dielectric absorption. 
The settling times of the S/H are partially set by the 
RC-time constants associated with the capacitors and the 
switch on-resistances. Other factors include the input 
buffer slew rate and settling time, and the maximum refer-
ence output currents. A rough calculation of the input 
acquisition time and settling time necessary for each bit 
is performed in Appendix A. The results of these calcu-
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lations indicate a 30-us acquisition time and a 20-jjs 
settling time for each bit. 
Comparator 
The comparator must be able to resolve the polarity of 
a differential input voltage less than 1/2 LSB in 
magnitude (1/2 LSB for the switched capacitor DAS is 152.6 
juV). To do this, the minimum required open-loop voltage 
gain is 
V H - vor 
A . = (2.25) 
152.6 jaV 
where V Q = 3.5 V = CMOS logic '1' input threshold 
V Q L = comparator negative supply rail 
The PMI CMP-04 Quad Low-Power Precision Comparator has a 
specified A v ( m i n j = 80 V/mV for a +15-V supply. To accept 
bipolar inputs the comparator must have a +7.5-V supply. 
In this case, according to Equation 2.27, the required 
open-loop gain, 
V m i n ) = 7 2 {2.26) 
is just within the CMP-041 s minimum specification. 
A couple of problems occur if the CMP-04 is used 
alone. First, a level translator (such as the National 
Semiconductor MM74C904) is required so that the output 
range, -7.5 V to +5 V, is compatible with the DAS' control 
logic circuitry. (The control logic and microcomputer 
must be powered from a +5-V single supply.) Second, the 
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input bias current will cause excessive droop of the S/H's 
output voltage. 
A high input impedance comparator can be built by 
adding a JFET differential to the front end of the CMP-04 
(Figure 2.9). 
Figure 2.9 Voltage Comparator With JFET Differential 
Amplifier Front-End 
The composite comparator possess the following advantages 
over the CMP-04 alone: 
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The input bias current of the JFET differen-
tial amplifier is only several picoamperes. 
* The CMP-0 4 output is directly compatible with 
the control logic—no level translator is 
required. 
The required open-loop gain is reduced as a 
result of the diminished output swing and the 
additional gain stage: 
Av(min) = -f!z:rj5vY = 3 3 V / m V [2.21) 
The power consumption is less than using 
another operational amplifier to buffer the 
S/H's output. This amplifier would consume a 
relatively large amount of power because it 
would have to have a high slew rate and a fast 
settling time to respond to the step changes 
of the S/H's output during the successive 
approximation search. 
The differential amplifier circuit does not have to 
perform as well as one might think. First, amplification 
is not required (except as a margin of safety) because the 
gain of the CMP-04 alone is sufficient to resolve 1/2 LSB. 
Second, the transfer function of the differential amp-
lifier does not need to be linear. The only requirement is 
that its output preserve the polarity of the input. 
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Minor attention does have to be paid to the matching 
characteristics of the two sides to keep the input offset 
voltage temperature coefficient small so that corrections 
will not be needed too frequently. However, the effects 
of the CMP-0 4's offsets are only small, because when they 
are referred to the input of the differential amplifier 
they are reduced by a factor equal to the gain of the 
amplifier. 
Resistor R,. is present to keep the CMP-0 4 common mode 
input voltage as near ground as possible. Capacitor CIO 
is used for power supply noise filtering. 
The current source is the Siliconix CRO22 Current 
Regulating Diode. This device is used to keep the differ-
ential amplifier bias current (approximately 0.210 mA) 
very nearly constant and to provide a very high impedance 
current source. 
A quick test was run to check the performance of the 
composite comparator. The differential input was 
connected to the DC offset of a function generator and 
varied while monitoring the comparator output voltage on 
an oscilloscope. The comparator output was at one of the 
logic supply rails except when the input was in a very 
narrow band around the trip point. In this band the 
output was noisy, and its logic level indistinguishable. 
The width of this band, an indication of the comparator 
sensitivity, was found to be about 15 UV. The test 
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verified that the sensitivity of the composite comparator 
is sufficient to resolve 1/2 LSB (152 uV). Of course, the 
primary advantage of this circuit is low input bias cur-
rent. One final note regarding the comparator: if the 
JFET differential amplifier is not power switched, and the 
comparator is power-switched, it is not necessary to dis-
connect the CMP-04 inputs. The CMP-0 4 can withstand input 
voltages which exceed the supply voltage by less than 
30 V. 
Input Buffer 
Two major alternatives are (1) to operate the switched 
capacitor S/H as a S/H amplifier that acquires the input 
almost instantaneously, or (2) to operate it as a track-
and-hold amplifier which acquires the input signal in a 
much longer period. Laboratory experimentation will be 
required to determine the optimal choice. As always, 
there are tradeoffs affecting the decision: 
The track-and-hold buffer. Because the track-
and-hold amplifier does not have to be power-
switched, it is potentially the simplest 
circuit. 
There are disadvantages, though. Because 
the input buffer is connected to the JFET 
differential amplifier input, it is necessary 
to continually power the differential 
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amplifier, offsetting the power consumption 
savings of the track-and-hold. Moreover, the 
higher sampling rate of the switched-capacitor 
DAS (500 Hz) may not allow enough time between 
conversions for the track-and-hold buffer to 
reacquire the input, precluding its use. This 
problem is compounded by the fact that self-
calibration must be done between regular con-
versions to correct for component drifts. 
The sample-and-hold buffer. Operating the 
switched-capacitor S/H with a S/H type ampli-
fier requires a much higher performance 
operational amplifier (such as the PMI OP-27). 
The power consumption of such an operational 
amplifier is much greater; consequently, it is 
necessary to operate it for a reduced duty 
cycle by turning it off during the hold-mode. 
The circuitry required to do this makes this 
circuit more complicated than the track-and-
hold circuit. 
The wire-wrapped test board includes a S/H type 
buffer. This type of amplifier is included for the simple 
reason that more board space and control logic is required 
to power switch it. Later, if a track-and-hold buffer 
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proves to be a better choice, it will be less difficult to 
remove a few components than to add them. 
Adding a Second Input Channel 
Basically, there will be two alternatives for adding a 
second input channel to the system. The first alternative 
is to add a slave S/H to the system. The switched-
capacitor S/H and the slave S/H would acquire the two 
inputs simultaneously. Then, after completing the con-
version of the input sampled by the switched-capacitor 
S/H, the output of the slave S/H would be sampled onto the 
switched-capacitor circuit. A second conversion is then 
performed. For this method, it is probably necessary to 
use a S/H type buffer for the switched-capacitor S/H 
because of the need to acquire the signal from the slave 
S/H so quickly. 
The second method of adding another input channel is 
to duplicate all or part of the switched-capacitor S/H. 
Parts that may not need to be duplicated include the dual 
reference, the lower plate switches and the comparator. 
The residual voltages from the two S/Hs would need to be 
converted one after the other unless two follow-up ADCs 
are used. Duplicating components requires more board 
space than adding a slave S/H, but it may not consume as 
much power because an extra sample acquisition cycle is 
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not needed as for the slave S/H alternative. Another dis-
advantage is that a second calibration cycle would be 
needed to correct for the capacitor ratio errors of the 
second switched-capacitor S/H. 
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CHAPTER 3. IMPLEMENTATION OP THE 
SWITCHED-CAPACITOR DAS 
The additional circuitry required to create the 
switched-capacitor DAS basically includes a follow-up DAC, 
the power supply filters, a power supply switching net-
work, and a MC68HC11 microcomputer. The complete 
schematic is shown in Figures 3.1 and 3.2. (It is 
repeated in Appendix B where the parts list is also 
located.) 
The Follow-up DAC 
The follow-up DAC is used to perform a successive 
approximation analog-to-digital conversion of the S/H's 
residual output voltage. Fourteen bits of resolution are 
required. These fourteen bits are combined with the three 
bits determined by the S/H. In total, the microcomputer 
receives 17 bits of information with which it produces a 
15-bit system output. The two extra bits of resolution 
are necessary to overcome the non-linearity of the 
switched-capacitor S/H and roundoff error which manifests 
itself during microcomputer calculations. 
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Figure 3.1 Circuit Diagram of Switched-capacitor DAS 
(Schematic 1 of 2) 
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Figure 3.2 Circuit Diagram of Switched Capacitor DAS 
(Schematic 2 of 2) 
The reference voltage for the follow-up DAC t v^ F] is 
chosen to be 2.5 V so that the size of the follow-up DAC's 
MSB is equal to the S/H's LSB is <3VREF/8 = 1.25 V. With 
this reference voltage, the DAC output voltage range is 
large enough to be used to determine any S/H residual 
voltage. 
The specific DAC used is the Datel-Interstil DAC-HA14B 
14-bit, low power, monolithic, CMOS, current output DAC. 
The current output of the DAC is converted to a voltage 
using an operational amplifier as shown in the schematic 
(see device 02). The Precision Monolithics OP-37 is used 
despite the manufacturer's suggestion to use the OP-27 for 
closed-loop gains less than five. The OP-37 has a sig-
nificantly higher slew rate, and a compensation technique 
to stabilize it for this application has been determined 
and tested;2 only capacitor C5 is necessary to implement 
The output of the DAC follower is connected to the 
noninverting input of the S/H's composite comparator. So 
then, the output of the follow-up DAC with input code 
00..00 is the threshold voltage to which the S/H's output 
converges during the conversion. 
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Power Supply Filters 
Power supply filters should be used so that power 
supply noise does not interfere with the analog signal 
lines. The filter configuration used is the same as in 
the RDB DAS (Figure 3.2).2 The cutoff points of these 
filters should be adjusted to reject the operating 
frequency of the microcomputer. A two-pole low-pass 
filter appears between all analog components and the power 
supply. The first pole is common to all components, and 
the remaining pole is repeated for each component supply 
line. 
Unfortunately, the power supply filters must be 
located on the supply side of the power supply switching 
network. A quick calculation shows that to do otherwise 
would result in a need for excessive amounts of power to 
charge the filter capacitors each time the power supply 
switch was closed. For example, if the last pole of the 
filter were placed on the component side of the supply 
switch, a capacitance of approximately 10 uF would need to 
be charged at least once per conversion (assuming the 
capacitor totally discharges each time). At a 500-Hz 
conversion rate the power consumed by the capacitor for a 
single supply line is 
P = ^cv2 f 
cap 2U 
= |(1G x 10~6)(7.5)2(500) (3.2) 
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Pcap = 141 mW 
This figure nearly triples the power consumption allotted 
for the entire system. 
A separate filter is not provided for the DAC 2.5-V 
reference (see Figures 3.1 and 3.2). Its supply pin is 
connected to the +5-V output of the dual reference 
circuit. This arrangement virtually eliminates the 
effects of the DAS' power supply noise. Two more advan-
tages are (1) an extra switch is not needed to power 
switch the DAC reference, and (2) the power consumption of 
the DAC reference is slightly reduced. The load of the 
DAC 2.5-V reference on the dual reference circuit should 
not effect its performance, because it is a constant 
current load. 
The second pole of the differential amplifier's 
filter is formed by capacitor C1O and resistor R5. 
Power-Switching Network and 
Calculation of System Power Consumption 
Before proceeding further it is useful to present a 
table which lists the calculated quiescent power 
consumption of the analog components used in the switched-
capacitor DAS. The quiescent power consumption is 
calculated by multiplying the supply voltage by the manu-
facturers' worst case specifications of supply current. 
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Table 3.1 
Quiescent Power Consumption of Components 
pdq(max)<mW) 
45.0 
7.5 
7.5 
0 . 0 * 
* 
0.0 
0.630** 
22.5 
3.0 
35.0 
MC68HC11 (wait mode) 14.0 
Note: All values calculated using manufacturer's worst 
case specifications for +7.5 v power supplies. 
*The power consumption is directly related to frequency of 
operation. For frequencies below 2 kHz power consumption 
is negligible. 
** 
The power consumption of the DAC alone is 0.005 mW. The 
additional amount is due to the current from the reference 
input through the DAC's internal reference. 
Component V+(V) V~(V) I^(mA) I^(mA) 
OP-27 +7.5 -7.5 +1.5 -1.5 
CMP-04 +7.5 0.0 +1.0 
ADS 84 +7.5 0.0 +1.0 
DG5045 +7.5 -7.5 0.0 0.0 
DG5043 +7.5 -7.5 0.0 0.0 
DAC-HAl4B 
ADS 47 +7.5 -7.5 +1.5 -1.5 
Diff. Amp. +7.5 -7.5 +0.2 -0.2 
MC68HC11 (4 MHz; run mode) 
For the switched-capacitor DAS, only one and one-half 
16-pin packages and two microcomputer I/O lines are 
required to power switch all analog components, except the 
composite comparator, as shown in the schematic diagram 
(Figures 3.1 and 3.2). The composite comparator is not 
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power switched so that its power supply line noise can be 
minimized by avoiding some of the problems the RDB DAS 
encountered. 
The CMOS switches (DG50 43 and DG5045) consume less than 
one microwatt. A separate switch is used for all com-
ponent supply lines except the dual reference circuit. In 
this case the reference and positive supply for the 
operational amplifier are switched in common. 
The input buffer does not need an additional switch to 
disconnect the input. When power is turned off (during 
the hold mode), the output is also disconnected from the 
circuit. Consequently, there is no loop to allow input 
current to flow. The switch used to disconnect the supply 
lines is a double-pole single-throw (DPST) switch on the 
same CMOS substrate so that there is little chance that 
one supply line will be disconnected before the other 
supply line. A resistor could be placed in series with 
the analog input to limit any damaging transient currents. 
All components, except the input buffer, are turned on 
for the duration of the conversion and then turned off 
until the next conversion needs to begin. The input 
buffer is turned on only long enough to acquire the input. 
The expected conversion time t c i s 3 5 0 us, and the 
required conversion time T c is 2000 jus (for a 500 Hz 
conversion rate). Consequently, the duty cycle of 
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operation is 
tc/Tc = 0.175 = 17.5% (3.1) 
The input buffer is only turned on to sample the input. 
Its expected acquisition time is 30 us, therefore its duty 
cycle of operation is 
tc/Tc = 0.015 = 1.5% (3.2) 
The continuous power consumption of each component is 
multiplied by its fractional duty cycle of operation to 
obtain its average power consumption. The total power 
consumption for the total one-channel system using power 
switching is shown in Table 3.2. 
To extrapolate for the total average power consumption 
of a two channel system, it will be necessary to double 
the average power consumption of every component except 
the comparator and the microcomputer. It is expected that 
it will be necessary to either duplicate components or 
leave them on twice as long (to perform the two con-
versions serially). The microcomputer's power consumption 
will increase because it will be in the run mode twice as 
long. Extrapolating in this manner, the total average 
power consumption for a two channel system is expected to 
be 64 mW. 
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Table 3.2 
Calculation of Average System Power Consumption 
(One Channel) 
Continuous "ON" Duty Avg. 
Component Function Pwr (mW) Cycle(%) Pwr. (mW) 
OP-2 7 Input Buffer 45.0 1 .5 0.68 
ADS 84 SCSH + Ref. 7.5 17 .5 1.31 
ADS 47 SCSH - Ref. 22.5 17 .5 3.94 
CMP-04 Comparator 7.5 100 .0 7.50 
Diff. Amp. 3.0 100 .0 3.00 
ADS 84 DAC Ref. 7.5 17 .5 1.31 
DAC-HA14B Follow-up DAC 0.63 17 .5 0.11* 
OP-27 DAC Follower 45.0 17 .5 7.88 
MC68HC11 Microprocessor 
(4 MHz; run mode) 35.0 22 .5 7.88** 
MC68HC11 Microprocessor 
(wait mode) 14.0 77 .5 10.85 
TOTALS 206.0 mW 44.4 mW 
Only 0.625 mW due to current through the DAC's internal 
resistance are power switched. This current is turned off 
as a result of power switching the DAC reference. 
**The microprocessor has a low power wait mode which can 
be software activated. The microprocessor should be able 
to perform all calculations and control in 22.5 percent of 
the 2 ms conversion time. 
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Control Logic 
Circuit Description 
The MC68HC11 microcomputer dramatically reduces the 
number of chips required to control the switched-capacitor 
DAS. This is because it does not require external memory 
and I/O interfaces are provided on-chip. 
Nevertheless, some control logic is required to limit 
the number of microcomputer I/O lines required and to 
reduce the microcomputer's power consumption by reducing 
its processing load—its power consumption is roughly 
proportional to its operating frequency. 
The successive approximation searches for the S/H and 
follow-up DAC are controlled by successive approximation 
registers (SARs; devices 03 and 04)? they proceed without 
interruption. The SARs connect directly to the DAC but 
share control of switches SQ and S-j^  with the microcomputer 
via a multiplexer (U16). Switch S 2 is set exclusively by 
the microcomputer. The SAR clock input can be controlled 
either by a serial clock (SCK) from a serial port, or by a 
manually toggled general purpose I/O line (MSK). The SARs 
feed their data into the serial port through OR gate U11B. 
The microcomputer may also observe the output of the 
comparator directly. The microcomputer is used to control 
the power switches via control lines PO and Pl, and 
switches S 3 and S4. Output data may be passed to a host 
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system through a dual port RAM memory unit (not shown) 
chosen for its small package size. All together ten 
microcomputer output lines and two input lines are 
required. 
Control Logic Operation 
Control of the dual reference S/H has already been 
described in Chapter 2. The information given here is 
only supplemental. 
To keep the output voltage of the S/H from above the 
negative power supply, the microcomputer controls switch 
S 2 rather than the SAR. If the this were not done, the 
S/H output would fall below the negative power supply for 
inputs near -5 V. The protection diode of switch Sg would 
forward bias when the lower plate of capacitor C 2 were 
returned to -5 V at the beginning of the successive 
approximation search. 
During a normal conversion, the multiplexer is set to 
give control of switches SQ and S 1 to the SAR. Power is 
applied to all components simultaneously, but removed from 
the input buffer as soon as the input is acquired. After 
the conversion is finished, all components are turned off 
and the SARs are reset. 
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An Estimate of Required Board Space 
Even though it is not possible to know at this time 
the exact amount of board space the circuit requires, it 
can be estimated by comparing the number of components 
required for the switched-capacitor DAS with the number of 
components required for the RDB DAS, which occupies two 
3"x5" boards. The results of this comparison are 
summarized in Table 3.3. 
Table 3.3 
Number of Components Required To Build Each of Two DASs 
Design No. of IC's* No. of IC Pins 
Swished Cap. 19 312 
RDB 33 524 
* excludes all discrete components, that is, resistors 
and capacitors 
** 
information collected from Reference 1, Appendix A 
This table implies the switched-capacitor DAS will require 
a slightly more than half the board space of the RDB DAS, 
unless it can be packed a little more tightly. 
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CHAPTER 4. AN ALGORITHM FOR SELF-CALIBRATION 
In this chapter an algorithm to determine the transfer 
characteristic of the switched-capacitor S/H is outlined. 
Refer to DAS circuit diagram (Figure 3.1 and 3.2) during 
the following discussion. 
There are several advantages to this algorithm that 
could not be obtained if the capacitor ratios were 
measured directly and then used to calculate the transfer 
characteristic according to Equation 2.1: 
No additional instrumentation is required. 
The information necessary to determine the 
transfer characteristic is obtained by the DAS 
alone. 
The DAS can be recalibrated as often as 
necessary to compensate for drifts in 
component values due to temperature 
variations, because the algorithm can be 
performed between regular conversions without 
interruption. 
Only one extra logic chip is required, namely, 
the multiplexer (U16). 
Special matching between the S/H's references 
and the DAC's reference is not required, 
because measurements are made only with 
respect to the DAC's reference voltage. 
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In the presence of capacitor ratio errors the S/H's 
estimate of the input voltage is described by Equation 
2.24 (repeated here): 
2 
VIN = dVREF/CT<C2 " .
 A
 b i C V (2.24) 
1=0 
The equation above contains three unique terms, 
dVREP C. 
„R5E__i i = 0, 1, 2 (4.1) 
X 
which can be determined to the required resolution using 
the follow-up DAC. The method for doing this is an 
adaptation of an algorithm used to measure capacitor 
ratios in integrated circuit arrays.6 
At least three conversions are required to determine 
the three difference voltages that can be used to 
calculate the terms in Equation 2.24. To perform these 
conversions it is simplest to give the microcomputer 
direct control of the switched capacitor S/H's lower plate 
switches; hence the need for the multiplexer. The 
difference voltages are 
av0 - - S K - - ! ,4.2, 
Cj 
dVppp 
dV1 = -----(C-l - CQ) (4.3) 
Op 
dV R E p 
dVj = --~-(C 2 - C1) (4.4) 
°T 
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The difference voltage dVR (where n=0,l,or 2) is 
obtained by connecting the lower plate of capacitor to 
the positive reference, , closing switch S 4 
momentarily to charge the array, and then reversing the 
position of switch S n and all capacitor array switches to 
its right (if there are any). The positions of the array 
switches to the left of switch S n are unimportant, but 
they must not change. The charge acquired in this manner 
shifts the S/H's transfer characteristic so that for D I N = 
n, V Q U T = 0. After the array switches are reversed, the 
residual output voltage of the SCSH is 
VRES = " d vn (4'6) 
A successive approximation search using the follow-up DAC 
can be used to digitize this value—just as for a normal 
conversion. The accuracy of the process could be improved 
by running several conversions and averaging the results. 
Using this information, the three terms listed in Equation 
4.1 can be calculated by solving Equations 4.2 through 4.4 
as follows: 
^REF ~ = d V0 (4.7) 
CT 
C1 
<3VREF — = dVQ + dVx (4.8) 
CT 
C2 
dV R E p -- = dVQ + dVx + dV2 (4.8) 
CT 
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Roundoff error will affect the results of these 
summations; hence, the need for the extra bit of 
resolution. 
In the preceding derivation, the offset voltage of 
the composite comparator, V 0 F F S E Tr has been neglected. In 
practice, this is not possible and switch S^ must be 
included so that a null input can be sampled to digitize 
VOFFSET u si n9 follow-up DAC. The offset measurement is 
used to adjust the measured voltages dVp, dV^, and dv^. 
Because the offset voltage of the input buffer is 
specified by the manufacturer to be less than 10 /iV, the 
offset of the whole DAS should equal the offset of the 
comparator alone. Therefore, it is not necessary to 
provided a separate ground test switch at the DAS's input. 
Another advantage is the input buffer does not consume 
power during the calibration conversions. 
It is useful to conclude this chapter by listing the 
self-calibration algorithm in an abbreviated form: 
Self-Calibration Algorithm 
e
 Set D i n = 001 
Close and open S 
• Measure V 0 p F S E T 
• Set D i n = 000 
Measure - d v n 
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Adjust measurement by ^OFFSET 
Store C 0dV r e f/C T = dVQ in memory 
Set D i n = 010 
Close and open S4 
Set D t„ = 001 IN 
Measure -dv1 
Adjust measurement by ^OFFSET 
Store C 1dv R E F/C T = dV-j^  + dVQ in memory 
Set D j n = 100 
Close and open S4 
Set D i n = 011 
Measure -dv2 
Adjust measurement by V 0 p F g E T 
Store C 2dV R E F/C T = dVQ + + dV2 in memory 
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CONCLUSIONS 
The preliminary design for the switched-capacitor DAS 
is complete. These studies indicate that it is possible 
to build a DAS with the following specifications: 
input voltage range: [-5,+5] V 
resolution: 15 bits 
maximum conversion rate: 500 Hz 
maximum integral linearity error: +1 LSB 
total system power consumption: 60 mW 
The task, now, is to rigorously prove this claim by 
testing the one-channel circuit and then use the test 
results to modify the circuit as necessary to add a second 
channel. After this work is complete the circuit may be 
carefully laid out to determine the board space it 
requires. 
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APPENDIX A. AN ESTIMATE OF INPUT ACQUISITION TIME AND 
SETTLING TIMES FOR THE SWITCHED CAPACITOR SAMPLE-AND-HOLD 
Circuit Models And Step Responses 
A rough approximation of the time required for the 
switched-capacitor S/H to be fully charged by the input 
and the time required to test each bit during the suc-
cessive approximation routine was made by modeling the S/H 
with linear elements. Each closed switch is modeled as a 
simple resistor. Then, Hewlett Packard's "Linear Systems 
Analysis" software plotted the step response of the model 
using the its transfer function. 
Figure A.l is the circuit used to model the switched-
capacitor S/H during the input acquisition phase. The 
unit step response is shown in Figure A.2. 
A similar circuit. Figure A.3, is used to model the 
switched-capacitor circuit for the test of its MSB. The 
unit step response for this circuit is shown in Figure 
A.4. 
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Figure A.l Circuit Model for the Switched-capacitor 
S/H Configured for Input Acquisition 
UNIT STEP RESPONSE 
Figure A.2 Step Response For 
Input Acquisition Configuration 
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Figure A.3 Circuit Model for the Switched-capacitor 
S/H Configured to Test the MSB 
UNIT STEP RESPONSE 
Figure A.4 Step Response for Switched-capacitor S/H 
Configured to Test the MSB 
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The settling times required to test the last two bits 
of the S/H were not determined. Because the control logic 
allows the same settling time for all bits, only the 
required settling time for the MSB, the longest of the 
three, needs to be known. 
Derivation of Transfer Functions 
The transfer functions for the two circuits. Figures 
A.l and A.3, are derived in this section. 
First, consider the circuit in Figure A.l. Let YQ, Yj 
and Y 2 be the admittance of the three legs. 
, s/R 
Y9 « (R + l/sC0) (A.l) 
z z
 s + 1/RC2 
s/R 
Y, = (R + 1/sC,)"1 (A.2) 
S + 1/RC1 
, s/R 
Y n = (R + 1/sCn) (A.3) 
U U
 s + 1/RCq 
Let Y l be the admittance of the parallel combination of 
these three legs, and let mii = l/RCi (i=0, 1, or 2). 
YL = Y0 + Y1 + Y2 ( A' 4 ) 
s i 1 1 
Y = - ( + + ) (A.S) 
J
 R s + Wq s + Wj s + w 2 
S (S+W-)(s+w0) + (s+wn)(s+w0) + (s+wn)(s+w,) 
Y = -[ — 2 2 2 U (A.6) 
R (s+w0) (s+Wj^ ) (s+w2) 
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Substitute this equation into the transfer function, 
VQ(s) 1/Yr 
(A. 7) 
V ^ s ) R + 1/Yl 
First, form the sum in the denominator of Equation A.7. 
1 sR[(s+w^)(s+w2)+(s+wQ)(s+w2)+(s+wq)(s+v^)] 
Y l s[ (S+w1) (S+W2) +(S+Wq) (S+W2)+(S+Wq) (S+W1) ] 
R(s+wn) (s+w,) (s+w0) + (A.S) 
S[(s+wx)(s+w2)+(s+w0)(s+w2)+(s+w0)(s+w1)] 
The numerator of Equation A.l, after Equation A.S and A.6 
are inserted, is 
N(s) = (s+Wq)(s+w1)(s+w2) (A.9) 
And the denominator is 
D(s) = (S+Wq) (s+Wj^ ) (s+w2) + s(s+w1) (s+w2) + 
+ s(s+wQ) (s+w2) + s (s+w0) (S+W-j^ ) (A.10) 
To use the "Linear Systems Analysis" software, these poly-
nomials must be expanded to 
N (S) = N3S3 + N2S2 + N^S + Nq (A.H) 
and 
D(s) = D 3s 3 + D 2s 2 + D1s + Dq (A.12) 
where 
N0 ~ W0 W1 W2 
N1 * W0W1 + wl w2 + W0 W2 
N2 = w0 + W1 + w2 
n3 = 1 
D0 = W0W1W2 
D1 = 2( W0 W1 + wl w2 + W0 W2 ) 
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D 2 = 3 (WQ + w-J^  + w2) 
D3 = 4 
For the values of capacitors and resistors used 
Wq = 9.091 x 106 sec"1 
w1 = 4.545 x 106 sec"1 
w2 = 2.000 x 106 sec"1 
the coefficients evaluate to 
NQ = 8.264 x 1019 sec"1 
N1 = 6.860 x 1013sec"1 
N2 = 1.564 x 107 sec"1 
N3 = 1 sec"1 
DQ = 8.264 x 1019 sec"1 
= 1.372 x 1014 sec"1 
D 2 = 4.691 x 107 sec"1 
Dg = 4 sec"1 
These are the coefficients that were entered into the 
computer to produce Figure A.2. 
Now, the transfer function for Figure A.3 is derived. 
The transfer function for this system is 
v0(s) y 2 (A. 16) 
Vi(s) Yq + Yi + Y 2 
The sum in the denominator has been calculated; it is Y. 
JJ 
(see Equation A.6). So then, the numerator of the 
transfer function is 
N(s) = (s+WQ) ( s + w ^ (A. 17) 
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and the denominator is 
D(s) = (s+wQ)(s+w;L) + (s+Wj^ ) (s+w2) + (s+w0) (s+w2) (A.18) 
These can be expanded into standard form: 
N(s) = N 2s 2 + ^ s + Ng (A.19) 
and 
where 
D(s) = D2s2 + D1s + Dq (A.20) 
N0 ~ W0W1 
N1 = w0 + W1 
N 2 = 1 
D0 = W0W1 + wlw2 + W0W2 
Dj = 2(w0 + wx + w2) 
D2 = 3 
For the values of capacitors and resistors used 
N0 = 4.132 x 1013 sec"1 
N1 = 1.36 4 x 107 sec"1 
N2 = 1 sec"1 
Dq = 6.860 x 1013 sec"1 
D 1 = 3.127 x 107 sec"1 
D 2 = 3 sec"1 
These are the coefficients that were entered into the 
computer to produce Figure A.4. 
Conclusions 
The main purpose for these calculations is to support 
the calculation of the system average power consumption. 
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Specifically, it is necessary to know the amount of time 
the S/H input buffer must be on to acquire the input. And 
the time required to test each bit must be known so that 
the total conversion time can be calculated. 
The plots shown in Figure A.2 and Figure A.4 are 
useful for evaluating the type of response the system has 
in each of the two different configurations, but it is 
impossible to use the graphs to determine the exact time 
when the S/H output has settled to within 1/2 LSB, or to 
within 15 ppm of its final value. A tabular output must 
be used to obtain this figure. 
Unfortunately, the program only presented tabular 
outputs with four significant digits, a resolution of 100 
ppm. According to this output, the S/H will acquire the 
input and settle to within 100 ppm of its final value in 
11.70 us. During the test of the S/H's MSB, it will take 
2.525 us for the output to settle to within 100 ppm. In 
the text much more conservative values were used. They 
were 30 was for the input acquisition time, and 20 us for 
the test of each bit. Again, the best estimates will be 
obtained by laboratory evaluation of the circuit itself. 
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APPENDIX B. CIRCUIT DIAGRAM AND PARTS LIST 
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Figure B.l Circuit Diagram of Switched-capacitor DAS 
(Schematic 1 of 2) 
B
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Figure B.2 Circuit Diagram of Switched-capacitor DAS 
(Schematic 2 of 2) 
Parts List 
Integrated Circuit Components 
DEVICE FUNCTION PART# MFG. #PINS 
U1 Voltage Reference ADS 84 Analog Devices 8 
U2 Low-Noise Op Amp OP-37 PMI 8 
U3 SAR MCI4549 Motorola 16 
U4 SAR MC1449 Motorola 16 
U5 Dual DPST Switch DG5145 Siliconix 16 
U6 Voltage Reference ADS 84 Analog Devices 8 
U7 CMOS 14 Bit DAC DAC-HA14B Datel-Interstil 20 
U8 Low-Noise Op Amp OP-27 PMI 8 
U9 BIFET Op Amp ADS 47 Analog Devices 8 
U10 Dual SPDT Switch DG5143 Siliconix 16 
Ull Quad 2-Input OR MM74HC32 Nat. Semi. 14 
U12 Quad Comparator CMP-04 PMI 14 
U13 Dual SPDT Switch DG5143 Siliconix 16 
U14 Dual DPST Switch DG5145 Siliconix 16 
U15 Monolithic Dual JFET U401 Siliconix 6 
U16 Quad 2-Input Mux MM74HCT157 Nat. Semi. 16 
U17 Current Regulator 
Diode CRO 22 Siliconix 2 
U18 Dual DPST Switch DG5145 Siliconix 16 
U20* Dual-Port RAM MCM68HC34 Motorola 40 
U2 4* Microprocessor MC68HC11 Motorola 48 
Total no. of pins 312 
* Not shown on schematic 
Resistors 
DEVICE VALUE (ohms) DESCRIPTION QTY. 
R1 1 5% Carbon 2 
R2 10 5% Carbon 9 
R4 500 Multiturn Pot. 1 
R5 2 OK 1% Metal Film 1 
R6 10.2K 1% Metal Film 2 
RIO 100K 5% Carbon 1 
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Capacitors 
DEVICE VALUE (uF) DESCRIPTION QTY 
CO 0.0011 Teflon* 1 
Cl 0.0022 Teflon 1 
C2 0.005 Teflon 1 
C3 10 Tantalum 12 
C4 0.01 Ceramic 12 
C5 59 pF Ceramic 1 
C7 0.01 Ceramic 1 
C8 0.01 Ceramic 9 
C9 0.001 Ceramic 1 
* obtained by placing two 0.0022 uF capacitors in 
parallel 
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Abstract 
A preliminary design of a 15-bit data acquisition 
system for low frequency, low power, signal processing 
applications is described. Major design features include 
33.7 mW power consumption, 94 dB dynamic range, 500 Hz 
sampling rate, and a bipolar input range (±5 V). The 
design requires no custom components, and it may be pos-
sible to fit the circuit on a single 3"x5" printed circuit 
board. 
Power switched analog components are used to minimize 
power consumption, and a switched capacitor sample-and-
hold is used to obtain 15-bit resolution with only a 14-
bit DAC. In effect, the switched capacitor sample-and-
hold is a low resolution ADC with an intrinsic sample-and-
hold capability. The switched capacitor sample-and-hold 
is used to make a rough estimate of the input voltage that 
is refined by the 14-bit DAC to produce the data 
acquisition system's high resolution output. A 
linearization algorithm, executed by an onboard microcom-
puter, can correct for errors due to capacitor mismatch 
and variations due to temperature. 
A one-channel wire-wrapped system has been constructed 
to test the design. The test system will also indicate 
the best method of adding a second input channel. The 
power consumption for a two channel system is expected to 
be less than 60 mW. 
